Abstract: This paper studies the submodule configuration of MMC based non-isolated HVDC-DC autotransformer (HVDC-AT) with DC fault blocking capability, including two-terminal and multiterminal topologies. The operation principle of the HVDC-AT is described. Considering the arm current differences, the total number of required semiconductors for the HVDC-AT is derived and is compared with the MMC based isolated front-to-front (F2F) DC transformer. A full operation process for the multiterminal HVDC-AT considering DC fault is then presented, including normal operation, fault isolation and continuous operation of healthy converters after fault. The submodule configuration and fault recovery of the multi-terminal HVDC-AT are validated by simulations using PSCAD/EMTDC.
Introduction
Renewable energy is increasingly important nowadays due to the growing environmental concerns and attempts to reduce dependency on fossil fuels. Among the various renewable resources, offshore wind power is the most promising one in technical and economic terms. It has been widely accepted that HVDC technology is more attractive and likely to be the only feasible option for connecting large offshore wind farms over long distance [1, 2] .
Due to different manufacturers and time of installation, the existing HVDC projects have a wide variety of DC voltage levels. For the first four HVDC connected offshore wind farms the DC voltage levels are all different (±150kV, ±250kV, ±300kV and ±320kV). Without DC/DC converters, these schemes can only be integrated into the DC grid by their AC connections [3] .
As the conventional DC/DC topologies with low or medium voltage and power rating are not suitable for HVDC applications, many studies have been carried out on high-power high-voltage DC/DC converters for HVDC system [4] [5] [6] [7] [8] [9] [10] .
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Modular Multilevel Converter (MMC) is currently the optimal solution for HVDC applications due to its significant advantages over the conventional 2-level topology, e.g. modular design, scalability, low single device switching frequency, excellent harmonic performance, etc [11, 12] . Recently, MMC based high-power high-voltage DC/DC converters have been proposed [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] . An isolated front-to-front (F2F)
configuration is presented in [13] , where both MMCs contribute to the voltage elevation besides the AC transformer stage. However, the transformer is exposed to high dv/dt at the rising and falling edges of the square waveform AC link voltages. To avoid this problem, a quasi two-level (Q2L) DC/DC converter has been proposed in [14] , where the converter generates a square wave with controllable dv/dt by employing the SM voltages to create transient intermediate voltage level. This significantly reduces the size of the SM capacitors compared to conventional MMC. Another F2F DC/DC converter is proposed in [15] , where alternate arm converter (AAC) or MMC can be used. The use of higher inner AC frequency is discussed and the results show that an AC frequency of 350 Hz allows for significant saving in volume and acceptable increase in losses.
A non-isolated modular multilevel DC/DC converter with bidirectional fault blocking capability is presented in [16] . Different from the aforementioned F2F DC-AC-DC technology, the proposed DC/DC converter uses multiple interleaved strings of cascaded SMs to perform single-stage bidirectional DC/DC conversion. However, large magnetically coupled inductors are required for the DC/DC converter to filter out AC components from the DC side. The HVDC-DC autotransformer (HVDC-AT) is proposed in [18] [19] [20] , which is also a single-stage converter consisting of two series-connected voltage source converters with a common AC link to transfer energy between the upper and the lower converters. The proposed HVDC-AT can be used to interconnect different DC transmission configurations and allows the asymmetrical operation of bipolar DC transmission configuration in the event of a converter failure or during a DC pole-to-pole fault [19] . In [20] , the energy conversion efficiency of the proposed HVDC-AT This paper is a post-print of a paper submitted to and accepted for publication in IET Power Electronics and is subject to Institution of Engineering and Technology Copyright. The copy of record is available at IET Digital Library.
3 is studied and compared to the F2F configuration. The HVDC-AT with DC fault blocking capability is further analyzed and a family of possible HVDC-AT topologies are then proposed in [21] .
The total number of required semiconductor devices for a two-terminal HVDC-AT with forward and reverse fault isolation capability (HBSMs in the lower converter and FBSMs+HBSMs in the upper converter) was compared with that of the F2F adopting HBSMs in both converter stations [18] . However, the difference in the arm currents of the two DC transformers was not considered. For instance, the converter station with arm current higher than the current capability of a single device requires parallel connection of multiple IGBTs. Therefore, to make a full comparison of the required semiconductor devices in the two DC transformers, the ratio between the total required device power capacity and the available single device capacity is considered in this paper.
For connecting DC networks with more than two DC voltage levels and catering for the need of network protection and power flow control, multi-terminal DC/DC converter is likely to be more cost effective and desirable [22] [23] [24] .
A Q2L three-terminal DC/DC converter was proposed in [14] . When a fault occurs at any side of the DC grid, the fault can be isolated immediately by blocking all the three converters. A three-terminal DC/DC converter based on a simplified hybrid MMC configuration, proposed in [22] , is able to block the faulty side terminal, while continue operating the other terminals connected to the healthy DC grids.
However, the aforementioned multi-terminal DC/DC converters with isolation all require full DC-AC-DC energy conversions between the interconnected DC networks. By connecting the MMCs in series on the DC side, the electrical non-isolated multi-terminal HVDC-AT proposed in [24] significantly reduces the cost and operational power losses. However, DC fault was not considered for the SM configuration of each converter station.
System reliability of the multi-terminal HVDC-AT during failure of a converter station has been addressed in [24] . It claims that, to avoid over voltage of the healthy converters, more SMs need to be This paper is a post-print of a paper submitted to and accepted for publication in IET Power Electronics and is subject to Institution of Engineering and Technology Copyright. The copy of record is available at IET Digital Library. In this paper, the total number of required semiconductor devices for the HVDC-AT, considering arm current difference, is derived and compared with that in the F2F configuration, including the twoterminal and multi-terminal DC transformers. The SM configuration of each converter considering DC fault is analyzed and a full operation process for the multi-terminal HVDC-AT is then presented, including normal operation, fault isolation and continuous operation of the healthy converters after the DC fault. The analysis is verified by a three-terminal DC test system in PSCAD/EMTDC.
Two-Terminal High Voltage DC Transformers with DC Fault Isolation Capability
For the two-terminal and the following multi-terminal F2F and HVDC-AT, the capacity of the semiconductors of each SM is assumed to be identical and is noted as P IGBT . Taking the arm current difference into consideration, the total number of equivalent semiconductors for each DC transformer can be derived according to the ratio between the required total device capacity and single device capacity of P IGBT .
Front-to-Front HVDC-DC Transformer
As shown in Fig. 1a , the two-terminal F2F HVDC-DC transformer is composed of two MMCs, which are interconnected by a two-winding AC transformer. The two MMCs have the same topology and MMC 1 is taken as an example for illustration. Each arm has N HBSMs, V dc1 is the low DC link voltage, V ac1 is the low AC link line-to-line rms voltage, L 1 is the arm inductance, and V c is the nominal SM This paper is a post-print of a paper submitted to and accepted for publication in IET Power Electronics and is subject to Institution of Engineering and Technology Copyright. The copy of record is available at IET Digital Library.
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capacitor voltage. The ratio between the high DC link voltage V dc2 and low DC link voltage V dc1 is defined as as k 21 (also the ratio between V ac2 and V ac1 ). The total number of equivalent semiconductors for the F2F configuration is given by the sum of the semiconductors of both converter stations (all the semiconductor number calculations carried out in this paper are based on per arm value, and redundant SMs are not considered): This paper is a post-print of a paper submitted to and accepted for publication in IET Power Electronics and is subject to Institution of Engineering and Technology Copyright. The copy of record is available at IET Digital Library. 6
HVDC-DC Auto Transformer
Different to the two-stage F2F configuration, the HVDC-AT shown in Fig. 1b 
where P is the active power exchange between the two DC grids. Based on (3) and (4), the active power transferring through the AC link and the direct electrical connection are derived as 
Assuming the ratio between V ac2 and V ac1 is (k 21 -1) (k 21 > 1), the total number of required equivalent semiconductors for the HVDC-AT is given by
Comparing (6) to (2), the total number of equivalent semiconductors for the HVDC-AT, considering normal operation, is significantly reduced for a low or medium voltage elevation. For instance, when k 21 equals 2, only half of the semiconductors will be needed for the HVDC-AT compared with the F2F.
However, different from the F2F configuration which is capable of blocking DC fault without additional SMs, the HVDC-AT is a non-isolated configuration in which the fault current can feed into the faulty DC This paper is a post-print of a paper submitted to and accepted for publication in IET Power Electronics and is subject to Institution of Engineering and Technology Copyright. The copy of record is available at IET Digital Library.
7 grid due to the direct electrical connection. With a DC pole-to-pole fault applied at the high voltage DC grid , extra FBSMs are required for MMC 2 in order to ensure DC fault isolation, whereas MMC 1 can still be composed of HBSMs. Thus, the DC fault can be isolated following the blocking of MMC 2 , if the series-connected voltage of the additional FBSMs, which are inserted into the fault current path, is higher than the low DC link voltage V dc1 [21] . The number of minimum FBSMs per arm added to MMC 2 is then obtained as
When a DC pole-to-pole fault occurs at the low voltage DC grid, extra HBSMs is also required for MMC 2 to ensure forward DC fault isolation, and the DC voltage of MMC 2 has to meet the following
From (3) and (8), the minimum DC voltage ratio to provide inherent blocking capability (without extra HBSMs) during the DC pole-to-pole fault on low voltage side is derived as:
When the DC voltage ratio is higher than 2, by replacing HBSMs of the MMC 2 with an equal number of FBSMs, the total equivalent semiconductors (the number of semiconductors for one FBSM equals that of two HBSMs) of the HVDC-AT can be derived as
When the DC voltage ratio is less than 2, besides additional FBSMs according to (7) , extra HBSMs are also required for MMC 2 in case DC fault occurs at low voltage DC grid [21] . The number of extra HBSMs per arm added to MMC 2 is given by This paper is a post-print of a paper submitted to and accepted for publication in IET Power Electronics and is subject to Institution of Engineering and Technology Copyright. The copy of record is available at IET Digital Library.
The total number of equivalent semiconductors for the HVDC-AT is then derived as This paper is a post-print of a paper submitted to and accepted for publication in IET Power Electronics and is subject to Institution of Engineering and Technology Copyright. The copy of record is available at IET Digital Library.
9 yielding lower capital cost and power losses. However, the difference in equivalent semiconductors between the two configurations gradually becomes smaller with the increase of the DC voltage ratio.
Compared with the F2F configuration, the capacity of the internal AC transformer for the HVDC-AT is reduced from full power rating to P DC-AC-DC , according to (5) . For instance, when k 21 equals 2, only half of the capacity will be required for the internal AC transformer of the HVDC-AT. However, the internal AC transformer has a DC offset during normal operation of
Thus, although the required semiconductors and the internal AC transformer capacity of the HVDC-AT are reduced, the AC transformer has to be designed to cope with this DC offset especially when a high voltage elevation is required.
Multi-Terminal High Voltage DC Transformers with DC Fault Isolation Capability

Multi-Terminal Front-to-Front HVDC-DC Transformer
A multi-terminal DC transformer might be required for interconnecting DC grids with more than two DC voltage levels. Taking the three-terminal F2F HVDC-DC transformer as an example, it is consisted of three MMCs interconnected by a three-winding AC transformer, as illustrated in Fig. 3a, where V dc1 (V ac1 ), V dc2 (V ac2 ) and V dc3 (V ac3 ) are the respective low, medium and high DC (AC) link voltages.
The relationships of the DC (AC) link voltages are expressed as
where k 21 is the ratio between V dc2 and V dc1 (also the ratio between V ac2 and V ac1 ), k 31 is the ratio between V dc3 and V dc1 (also the ratio between V ac3 and V ac1 ), and k 32 is the ratio between V dc3 and V dc2 (also the ratio between V ac3 and V ac2 ). 
where P 1max , P 2max and P 3max are the respective maximum active power exchanges between the three DC grids. This paper is a post-print of a paper submitted to and accepted for publication in IET Power Electronics and is subject to Institution of Engineering and Technology Copyright. The copy of record is available at IET Digital Library.
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forms the medium DC link voltage. MMC 3 supports the low DC link voltage. Due to the symmetry characteristics of the HVDC-AT topology, the DC voltages of each MMC can be expressed as 
where P 1 , P 2 , P 3 are the imported active power through the three DC links during normal operation, respectively.
Based on the direct power flow analysis method [24] , the energy transfers through the AC links can be expressed as 
With the same modulation index, the AC link line-to-line rms voltages of MMC 1~M MC 3 are (k 31 -k 21 )V ac1 /2, (k 21 -1)V ac1 /2, and V ac1 , respectively. According to (17) and (18), the nominal peak arm currents of each MMC can be derived as This paper is a post-print of a paper submitted to and accepted for publication in IET Power Electronics and is subject to Institution of Engineering and Technology Copyright. The copy of record is available at IET Digital Library. 
Considering normal operation, the total number of equivalent semiconductors for the three-terminal HVDC-AT is 3 
When a DC pole-to-pole fault occurs at any side of the DC network, the primary task is to isolate the fault. Similar analysis method as (7) ~ (12) 
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Assuming the maximum active power exchange among the DC Grid1~3 being 500MW, 1000MW, and 1500MW respectively, the required equivalent semiconductors per arm for the three-terminal HVDC-AT under different DC voltage ratios k 21 and k 31 with DC fault blocking capability can be calculated using (23) and is shown in Fig. 2b . The number of equivalent semiconductors for the HVDC-AT is normalized by the number of equivalent semiconductors for the three-terminal F2F given in (15) . It can be seen that at certain voltage ratio, the three-terminal HVDC-AT requires more semiconductors than the F2F. For instance, the equivalent semiconductor number for the three-terminal HVDC-AT is 1.25 times that of F2F with k 21 and k 31 being 1.25 and 5.76 respectively under the above power ratings.
After DC fault isolation, to maintain continuous operation of other terminals connected to the healthy DC grids, the number of required semiconductors needs to be further increased. For instance, when a DC pole-to-pole fault occurs at DC Grid1 as shown in Fig. 4a , the fault can be isolated following the blocking of all the converters with the SMs configured according to (21)~ (22) . To maintain continuous active power exchange between DC Grid2 and DC Grid3 after fault isolation, the DC side of MMC 3 has to be bypassed as shown in Fig. 4a and MMC 1, 2, 4 , 5 can then be restarted. However, the DC voltages of MMC 2, 4 will increase from (V dc2 -V dc1 )/2 to V dc2 /2. Similarly, the DC voltages of MMC 1, 5 will change from (V dc3 -V dc2 )/2 to (V dc3 -V dc1 )/2 if a DC pole-to-pole fault occurs at DC Grid2 as shown in Fig. 4b . Therefore, redundant HBSMs have to be added to prevent over voltage of the healthy converters after the fault.
Based on the above analysis, with MMC 3 formed by HBSMs, the SM configuration of each MMC to maintain continuous operation after fault can then be derived as 
Different from the previous equivalent semiconductor calculation for fault isolation using the nominal peak arm current, the redundant equivalent semiconductors to keep continuous operation of the healthy side converters should be calculated using the peak arm current after fault recovery. Thus, the total equivalent semiconductors will be further increased considering continuous operation after the DC fault.
Compared with the multi-terminal F2F configuration, the AC transformers of the multi-terminal HVDC-AT also suffers DC bias voltages during normal operation, as depicted by (26):
The DC bias voltages of the AC transformers will also change considering DC pole-to-ground fault, which may further increase the insulation cost.
To maintain continuous operation of the healthy terminals after a permanent DC pole-to-pole fault, the following procedures should be adopted for the multi-terminal HVDC-AT: 1) After a DC fault is detected, blocking all the converter stations to isolate the fault;
2) Opening the AC breaker of the faulty converter station;
3) Isolating the faulty DC cable or overhead line; 
Continuous Operation of Multi-Terminal HVDC-AT after Fault
To minimise the impact of a DC fault, the active power exchange between the healthy DC grids should ideally remain unchanged after fault recovery. Different from the multi-terminal F2F configuration, where the healthy converter stations can maintain the original power exchange and keep the arm current within its nominal peak value, the healthy converter stations of the multi-terminal HVDC-AT may suffer over current. Therefore, the post-fault arm current of each healthy converter is analysed in this section.
As shown in Fig.4a , when a DC pole-to-pole occurs at DC Grid1, the DC currents flowing through each MMC can be derived as 
where P 1max , P 2max and P 3max are the maximum active power exported from DC Grid1~3 respectively and for this illustration it assumes P 1max < P 2max < P 3max . Based on (27), the active power flowing through the AC link is expressed as From (27) and (28), the peak arm currents of each MMC after fault recovery can be derived as 
Similar analysis can be adopted when fault occurs at DC Grid2 and DC Grid3 shown in Figs. 4b and 4c, respectively. The peak arm currents of each MMC after fault recovery are The three-terminal DC test system shown in Fig.5 is used as an example and its parameters are listed in Table 1 . Considering fault isolation and continuous operation after fault, the SM configuration of each MMC can be calculated based on (21) ~ (22) and (24) ~ (25). Assuming P IGBT equals 2.4MW
(2000V/1200A), the total equivalent semiconductors for the three-terminal HVDC-AT and F2F are calculated as 2358 using (23) and 2875 using (15) respectively, indicating a 22% reduction for the HVDC-AT compared to F2F.
Fig. 5. Three-terminal DC test system
The capacity and peak arm current of each converter station after fault recovery are in Table 2 based on the previous analysis. As a comparison, the nominal capacity and peak arm current have also been calculated. This paper is a post-print of a paper submitted to and accepted for publication in IET Power Electronics and is subject to Institution of Engineering and Technology Copyright. The copy of record is available at IET Digital Library. As can be seen in Table 2 , if a 1000MW active power exchange is maintained between DC Grid2 and DC Grid3 when a DC pole-to-pole fault occurs at DC Grid1, both MMC 2 and MMC 4 will be exposed to over current risk. The maximum active power exchange is derived according to (29) as 603MW (with peak arm current of MMC 1,5 and MMC 2,4 being 0.69kA and 1.82kA respectively). This implies that to maintain continuous operation of the multi-terminal HVDC-AT after fault, the active power exchange between the healthy DC grids might have to be reduced considering arm current limitation. In addition, to ensure maximum power exchange between the healthy grids, the capacity of the internal AC transformer for MMC 2, 4 need to be increased from 126.7MW to 157MW, which may further increase the cost.
Simulation Results
To verify the SM configuration analysis and fault recovery of the multi-terminal HVDC-AT, the three-terminal DC test system shown in Fig. 5 is simulated using PSCAD/EMTDC. Average model is adopted for MMC 1~M MC 5 to accelerate the simulation speed [22] , where the arms of each converter are modelled as controlled voltage sources formed by the FBSMs and HBSMs. The adopted average model can accurately represent the MMC behaviour under various operating conditions, including a pole-to-pole DC fault [22] . Each SM is rated at 2kV, the DC link voltages are 320kV, 480kV and 1000kV respectively. and DC Grid2 to DC Grid3, respectively. pole fault is applied at DC Grid3. After fault isolation, the AC link voltage control can be switched to healthy converters, e.g. MMC 2 , and the active power transfer between DC Grid1 and DC Grid2 can still remain unchanged (500MW).
Conclusions
Considering arm current difference, the total number of equivalent semiconductors for the twoterminal and multi-terminal HVDC-ATs with DC fault blocking capability has been studied and compared with the F2F configuration in this paper. The results show that two-terminal HVDC-AT allows for significant semiconductor savings compared to the F2F for any DC voltage ratio. For multi-terminal systems, the required semiconductors for the two configurations depend on their power ratings and the voltage ratios of the connecting DC grids. Meanwhile, based on the SM configuration analysis, a full operation process for the multi-terminal HVDC-AT considering DC fault has been presented, including normal operation, fault isolation and continuous operation of the healthy converters after fault. The active power exchange among the healthy DC grids may have to be reduced due to the converter arm current limit. Simulation results validate the analysis and demonstrate the effectiveness of the presented SM configuration and the fault recovery scheme of the multi-terminal HVDC-AT.
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